Part Number Hot Search : 
NJM723 MMC08G N74F537D 80LN007B MM1292K 9SEUR 9SEUR 70430
Product Description
Full Text Search
 

To Download HPFC-5200D Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  agilent hpfc-5200 tachyon xl2 high-performance fibre channel ic product overview description the tachyon xl2 (hpfc-5200) is a high-performance pci-native multi-gigabit fibre channel (fc) controller for host bus adapters and embedded subsystems. tachyon architecture xl2 advances with the tachyon architecture a complete hard- ware-based design in a single chip fc solution. numerous independent functional blocks concurrently process inbound data, outbound data, control and commands in hardware. this results in the lowest latency and the highest level of perfor- mance available today. performance ? 2.125 and 1.0625 gigabits/sec (400 and 200 mbytes/sec) ? processes up to 32,768 concur- rent scsi i/os ? processes up to 8,192 com- mands in the i/o request queue ? one or less interrupts per initiator exchange ? pci burst transfer rate of 528 mbytes/sec (64-bit, 66 mhz) features ? one-chip pci-to-fc solution ? 32-bit/64-bit, 0-66 mhz pci backplane ? 2-gigabit / 1-gigabit integrated transceiver and external serdes interface (high speed parallel interface) ? no external sram required ? fc-al-2 compliant ? bios support ? supports inbound frame buffers for eight 2 kbyte (payload) frames ? full 8-bit data parity protection ? programmable interrupt delay reduces interrupts ? ability to send high priority frames ? hardware support for class 3 and class 2 (ack_0 and ack_1 model) ? enhanced scsi (fcp) hardware assists ? secondary port interface for control (optional) ? supports all fc topologies (point-to-point, loop, and fabric) ? multiple outbound and inbound sequence support ? tachyon product software developers kit (tsdk) available ? san interoperability applications ? high-performance host bus adapters ? scsi bridge ? embedded subsystems ? disk arrays
separate data and control application the figure to the right shows xl2 in an optional high-performance configuration that provides total separation of data and control paths. in this example, xl2 chips share a common 32-bit bus (spi) with a local microprocessor (subsystem processor) and memory. the subsystem processor can access control structures located in the shared synchronous static ram as well as the xl2 register sets. data and control commands move concurrently within xl2. specifications fibre channel operation ? 2.125 and 1.0625 gigabit/sec (400 and 200 mbyte/sec) full-duplex support ? frame payload size up to 2048 bytes ? point-to-point, loop, and fabric topologies ? class 3 and class 2 (ack_0 and ack_1 model) ? loop map, loop directed reset, loop broadcast ? compliance to fc-ph, fc-al, fc-al2, fc-plda, fc-fla, fcp, hspi profile ? fc-mi level 1 (san interoperability) fcp (scsi) features ? up to 32,768 maximum concurrent i/os ? up to 8192 commands in the i/o request queue ? 1 or less interrupts per exchange (initiator mode) ? simultaneous initiator and target mode ? byte level addressability on both inbound and outbound data buffers ? simplified error notification and recovery pci ? compliance to pci local bus specification, revision 2.2 ? 32-bit or 64-bit selectable, 0-66 mhz pci backplane ? burst transfer rate of 528 mbytes/ sec (64-bit, 66 mhz) ? configurable to optimize performance ? dual address cycle support ? compliance to acpi specification ? hot plug pci capable other ? 16-entry inbound cache for low latency context switching / restore ? parity protection on all data paths at byte level ? synchronous sram memory support (up to 2 mbytes) ? flash rom support for boot bios and svid ? 32-bit, 66 mhz secondary port interface (spi) ? for test and debug: jtag and full internal scan supported; link status pins; and user definable signal pins ? 388-pin enhanced plastic ball grid array (epbga) package for maxi- mum signal integrity ? compliance with hardware design guide for microsoft windows nt server, version 2.0 xl2 fc link 32-bit interface 32-bit/64-bit pci (066 mhz) 32-bit spi (066 mhz) xl2 main memory cache synch static ram arbiter xl2 fc loop mass storage device p www.agilent.com/semiconductors for product information and a complete list of distributors, please go to our web site. for technical assistance call: americas/canada: +1 (800) 235-0312 or (408) 654-8675 europe: +49 (0) 6441 92460 china: 10800 650 0017 hong kong: (65) 6756 2394 india, australia, new zealand: (65) 6755 1939 japan: (+81 3) 3335-8152(domestic/international), or 0120-61-1280(domestic only) korea: (65) 6755 1989 singapore, malaysia, vietnam, thailand, philippines, indonesia: (65) 6755 2044 taiwan: (65) 6755 1843 data subject to change. copyright ? 2003 agilent technologies, inc. m a y 8 , 2003 5988-9280en


▲Up To Search▲   

 
Price & Availability of HPFC-5200D

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X